

## WHAT IS CLAIMED IS:

## 1. An integrated transceiver circuit, comprising:

a reception path including a mixer unit for demodulating a received signal,  
and also including an analog/digital converter unit connected downstream from the  
5 mixer unit;

a first voltage controlled oscillator;

a first frequency divider connected between the first voltage controlled  
oscillator and the mixer unit for obtaining a demodulation frequency for use by the  
mixer unit; and

10 a second frequency divider connected between the first voltage controlled  
oscillator and the analog/digital converter unit for obtaining a sampling frequency  
for use by the analog/digital converter unit.

2. The integrated transceiver circuit of Claim 1, further including a  
15 transmission path having a modulator for modulating a signal to be transmitted, a  
second voltage controlled oscillator, and a third frequency divider connected  
between the second voltage controlled oscillator and the modulator for obtaining a  
modulation frequency for use by the modulator.

20 3. The integrated transceiver circuit of Claim 2, wherein the transmission  
path includes a digital/analog converter unit connected upstream of the modulator,  
and including a fourth frequency divider connected between the second voltage

controlled oscillator and the digital/analog converter unit for obtaining a sampling frequency for use by the digital/analog converter unit.

4. The integrated transceiver circuit of Claim 3, including a reference  
5 frequency input for receiving an external reference frequency, and a first phase locked loop connected between the reference frequency input and the first voltage controlled oscillator.

5. The integrated transceiver circuit of Claim 4, including a second phase  
10 locked loop connected between the reference frequency input and the second voltage controlled oscillator.

6. The integrated transceiver circuit of Claim 5, wherein the reception  
path includes a digital signal processing unit connected downstream from the  
15 analog/digital converter unit, the digital signal processing unit having an output which forms a digital output of the reception path.

7. The integrated transceiver circuit of Claim 6, wherein the reception  
path includes a digital/analog converter unit coupled to the output of the digital  
20 signal processing unit, the digital/analog converter unit having an output which forms an analog output of the reception path.

8. The integrated transceiver circuit of Claim 4, wherein the reception  
path includes a digital signal processing unit connected downstream from the

analog/digital converter unit, the digital signal processing unit having an output which forms a digital output of the reception path.

9. The integrated transceiver circuit of Claim 8, wherein the reception  
5 path includes a digital/analog converter unit coupled to the output of the digital signal processing unit, the digital/analog converter unit having an output which forms an analog output of the reception path.

10. The integrated transceiver circuit of Claim 3, wherein the reception  
10 path includes a digital signal processing unit connected downstream from the analog/digital converter unit, the digital signal processing unit having an output which forms a digital output of the reception path.

11. The integrated transceiver circuit of Claim 10, wherein the reception  
15 path includes a digital/analog converter unit coupled to the output of the digital signal processing unit, the digital/analog converter unit having an output which forms an analog output of the reception path.

12. The integrated transceiver circuit of Claim 3, including a reference  
20 frequency input for receiving an external reference frequency, and a phase locked loop connected between the reference frequency input and the second voltage controlled oscillator.

13. The integrated transceiver circuit of Claim 3, wherein the transmission path includes a low-pass filter unit connected between the digital/analog converter unit and the modulator.

5           14. The integrated transceiver circuit of Claim 2, wherein the reception path includes a digital signal processing unit connected downstream from the analog/digital converter unit, the digital signal processing unit having an output which forms an digital output of the reception path.

10           15. The integrated transceiver circuit of Claim 14, wherein the reception path includes a digital/analog converter unit coupled to the output of the digital signal processing unit, the digital/analog converter unit having an output which forms an analog output of the reception path.

15           16. The integrated transceiver circuit of Claim 2, including a reference frequency input for receiving an external reference frequency, and a phase locked loop connected between the reference frequency input and the second voltage controlled oscillator.

20           17. The integrated transceiver circuit of Claim 16, including a further phase locked loop connected between the reference frequency input and the first voltage controlled oscillator.

18. The integrated transceiver circuit of Claim 2, including a reference frequency input for receiving an external reference frequency, and a phase locked loop connected between the reference frequency input and the first voltage controlled oscillator.

5

19. The integrated transceiver circuit of Claim 2, wherein the modulator is an IQ modulator.

20. The integrated transceiver circuit of Claim 1, wherein the analog/digital converter unit includes first and second analog/digital converters having respective sampling control inputs which are connected to an output of the second frequency divider.

21. The integrated transceiver circuit of Claim 1, wherein the reception path includes a low-pass filter unit connected between the mixer unit and the analog/digital converter unit.

22. The integrated transceiver circuit of Claim 1, wherein the mixer unit is an IQ mixer.

20

23. The integrated transceiver circuit of Claim 1, wherein the first and second frequency dividers are integer dividers.